[1] A. Nandi, A. K. Saxena, S. Dasgupta,“Analytical Modeling of Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile”, IEEE Trans. On Electron Devices, Vol. 60, No. 11, November 2013
[2] A. Nandi, N. Pandey,“Accurate analytical modeling of junctionless DG-MOSFET by green’s function approach” ELSEVIER Superlattices and Microstructures 111 (2017) 983-990
[3] S. Tayal, A. Nandi, “Analog/RF performance analysis of channel engineered high-K gate based junctionless Trigate-FinFET”, ELSEVIER Superlattices and Microstructures xxx (2017) 1-9
[4] V. Sverdlov, H. Kosina, and S. Selberherr, “Current Transport in Nanoelectronic Semiconductor Devices”, IEEE Conference on Emerging Technologies – Nanoelectronics, pp. 490-495, January-2006
[5] C. Fiegna, H. Iwai, M. Saito, E. Sangiori, “Application of semiclassical device simulation to trade-off studies for sub-0.1 μm MOSFETs”, Proc. IEDM, San Francisco, CA, 1994, Tech. Dig. IEDM, pp. 347-350.
[6] R. Granzner, V.M. Polyakov, F. Schwierz, M. Kittler, T. Doll, “On the suitability of DD and HD models for the simulation of nanometer double-gate MOSFETs”, ELSEVIER Physica E, 2003.
[7] S. E. Laux, M. V. Fischetti, “Monte Carlo study of velocity overshoot in switching a 0.1-Micron CMOS inverter”, Proc. IEDM, San Francisco, DC, 1997, ech. Dig. IEDM, pp. 877-880
[8] SENTAURUStm device Monte Carlo manual, Synopsys. Version J-2014.09, September 2014.
[9] Jack M. Higman, Karl Hess, Chang G. Hwang, Robert W. Dutton,“Coupled Monte Carlo-Drift Diffusion Analysis of Hot-Electron Effects in MOSFET’s”, IEEE Trans. On Electron Devices, vol. 36 No. 5 May 1989.
[10] F. M. Bufler, A. Schenk, and Wolfgang Fichtner,“Efficient Monte Carlo Device Modeling”, IEEE Trans. On Eletron Devices,Vol.47,No. 10, October 2000.
[11] C. Jungemann, B. Meinerzhangen,“On the Application of Nonself-Consistent Monte Carlo Device Simulation”, IEEE Trans. On Eletron Devices,Vol.49,No. 06, June 2002.
[12] Steven E. Laux,“On Particle-Mesh Coupling in monte Carlo Semiconductor Devices Simulation”, IEEE Trans. On Computer Added Design of Integrated Circuits and Systems, Vol. 15, No. 10, October 1996.
[13] F. Gamiz, M.V. Fischetti,“Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion”, Journal of Applied Physics 89, 5478(2001) doi: 10.1063/1.1358321.
Saurabh Mittal, Ashutosh Nandi
School of VLSI Design and Embedded System
NIT Kurukshetra
Kurukshetra India
saurabhmittal111@gmail.com,
ashutosh.chl@nitkkr.ac.in