[1] M.Balasubramonian, V.Rajamani, “Design and Real time implementation of SHEPWM in single phase inverter using Generalized Hopfield Neural Network” IEEE Trans. on Industrial electronics, vol.61 NO.11, November 2014.
[2] Rajendran, Arunkumar, Nagaraj Balakrishnan, and Mithya Varatharaj. “Malleable Fuzzy Local Median C Means Algorithm for Effective Biomedical Image Segmentation.” Sensing and Imaging 17.1 (2016): 24.
[3] R. Stala, “A natural DC-link voltage balancing of diode-clamped inverters in parallel systems”, IEEE Trans. Ind. Electron., Vol. 60, No. 11, pp. 5008-5018, Nov (2013).
[4] Arunkumar, R., and Nagaraj Balakrishnan. “MEDICAL IMAGE CLASSIFICATION FOR DISEASE DIAGNOSIS BY DBN METHODS.” Pak. J. Biotechnol. Vol 15.1 (2018): 107-110.
[5] E. Babaei, M. F. Kangarlu, M. Sabahi, and M. R. Alizadeh, “Cascaded multilevel inverter using sub-multilevel cells” Electr. Power Syst. Res., vol. 96, pp. 101–110, ( 2013).
[6] S. Nagaraja, , D.V. Ashok Kumar and C. Sai Babu, “New Multilevel Inverter Topology with reduced number of Switches using Advanced Modulation Strategies”, International Conference on Power, Energy and Control (ICPEC), (2013).
[7] Nagaraj, B., and P. Vijayakumar. “Bio Inspired Algorithm for PID Controller Tuning and Application to the Pulp and Paper Industry.” Sensors & Transducers 145.10 (2012): 149.
[8] Z. L. Du, M. Tolbert, J.N. Chiasson, and B. Ozpineci, “Reduced Switching-Frequency Active Harmonic Elimination for Multilevel Converters”, IEEE transactions on industrial electronics, vol. 55, no. 4, (2008)..
[9] K.B. Mohammad, I. E. Hosseinand and B. Frede, “Selective Harmonic Elimination in AsymmetricCascaded Multilevel Inverters Using a New Low-frequency Strategy for Photovoltaic Applications”, EPCS 43, (2015).
[10] N. Janjamraj, and A. Oonsivilai, “Harmonic Elimination of Hybrid Multilevel Inverters Using Particle Swarm Optimization”, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering Vol:6, No:12, (2012).
[11] W. A. Halim, N. A. Rahim and M. Azri, “Selective Harmonic Elimination for a single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA”, Journal of Power Electronics, Vol. 14, No. 3, pp. 488-498, May 2014.
[12] L. Karleena, B. Shailaja, M. R. Aravind, and Venkateshappa, “FPGA Implementation of Nine Level Inverter”, International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181 Vol. 3 Issue 5, ( 2014)..
[13] F. Armi, L. Manai, and M. Besbes, “FPGA implementation of selective harmonic elimination controlled asymmetrical cascaded nine levels inverter using Newton Raphson algorithm”, 3rd international conference on automation, control engineering end computer science, ACECS-2016.
E.Sathya, Dr.P.Maruthupandi
Government college of Technology,
Coimbatore, India
sathya10051995@gmail.com,
pandi@gct.ac.in